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Abstract: The increase of the switching speed in power semiconductors leads to converters with better
efficiency and high power density. On the other hand, fast switching generates some consequences
like overshoots and higher switching transient, which provoke electromagnetic interference (EMI).
This paper proposes a new closed-loop gate driver to improve switching trajectory in insulated gate
bipolar transistors (IGBTs) at the hard switching condition. The proposed closed-loop gate driver is
based on an active gate voltage control method, which deals with emitter voltage (VEe) for controlling
diC/dt and gets feedback from the output voltage (vCE) in order to control dvCE/dt. The sampled
voltage signals modify the profile of the applied gate voltage (vgg). As a result, the desired gate driver
(GD) improves the switching transients with minimum switching loss. The operation principle and
implementation of the controller in the GD are thoroughly described. It can be observed that the
new GD controls both dvCE/dt and diC/dt accurately independent of the variable parameters. The new
control method is verified by experimental results. As a current issue, the known trade-off between
switching losses and EMI is improved by this simple and effective control method.
Keywords: gate driver (GD); IGBT; switching losses; electromagnetic interference (EMI)
1. Introduction
Insulated gate bipolar transistor (IGBT) power semiconductors with antiparallel freewheeling
diodes (FWDs) are widely employed in industrial applications. In order to achieve high-density power
converters, attention is focused on the use of fast IGBTs. Hence, the demand for minimizing switching
losses and increasing efficiency has encouraged engineers to design more effective IGBT gate drivers.
For gate drive (GD) designing, the main task is transient behavior improvement in switching times
with minimum penalty in the losses. It is well known that fast switching has a direct effect on the
minimization of switching losses; meanwhile, it is the major reason for electromagnetic interference
(EMI) generation in switched-mode power converters [1]. Moreover, the higher rates of voltage and
current transition (dvCE/dt and diC/dt respectively) impose stress on the IGBT, which has a harmful
effect on device lifetime [2]. Therefore, a trade-off between switching losses and EMI generation should
be defined for optimized switching. This will be more challenging when we are dealing with IGBTs,
which operate at high frequency and are under hard switching conditions over non-constant load.
In addition, the other challenging issue in GD designing is the definition of diC/dt and dvCE/dt rates
and keeping them in the desired values during operation condition, independent of effective variables
such as junction temperature (Tj), parasitic inductance (LS), and load etc. [3]. Moreover, some other
factors such as high-speed operation, low-cost production, simplicity in structure, effectiveness in EMI
reduction, and efficiency improvement are important considerations in GD designing. The modification
of gate resistor (Rg) in the drive circuit is known as a conventional solution for the switching
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control [4–6]. The result of using a conventional gate drive (CGD) is a sub-optimal compromise,
which has an undesirable effect on the switching speed and switching losses of IGBTs. To overcome
the inherent ineffectiveness of CGDs, many active gate controls (AGC) have been reported [3,7–24].
In order to create a safe operating point for an IGBT with respect to its nonlinearities and dependencies,
it is necessary to get some feedback to related concerns and apply them to the GD controller. For this
reason, using passive and feedforward controllers with a simple structure and cheaper price is not
an ideal solution for industrial applications. Therefore, AGC can mainly be categorized into the
closed-loop controller’s family. These controllers have been presented and gradually developed to
guarantee the safe operation area (SOA) of IGBTs under different load conditions. However, using
such controllers increases the cost and complexity of the GDs circuit. For this reason, the goal is to
achieve a cost-effective and simple closed-loop controller with respect to robustness factors.
The junction temperature and the load variation as changeable factors and IGBTs’ nonlinearity
have a significant influence on the structure of closed-loop GDs. A brief review of these factors
is summarized here. As an exclusive advantage of this controller, the proposed GD operates no
dependence on the mentioned factors.
1.1. Junction Temperature (Tj)
The reliability of IGBTs is a thermal-related issue; as much as half of the total amount of
power-related device damage is related to temperature-dependent failures [25,26]. However, the effect
of high Tj is not limited to reliability. This factor has a significant effect on IGBT switching characteristic
values [27], as it may change the dynamic behaviour of gate voltage (VGe) and current (iG). Furthermore,
threshold gate-emitter voltage (VGe,th) may vary with different temperatures [28–30]. Therefore,
considering Tj for some of the controllers that are dealing with gate side parameters is essential.
Otherwise, the applied controller may not be entirely effective for all operating conditions. For instance,
an active gate voltage control was presented in [11] to control the values of diC/dt and dvCE/dt at
turn on/off, based on gate side transient behaviour. However, the addressed intervals may vary by
different Tj values, which are the principal action of the controller. The defined intervals for controller
operation have been restricted by constant delays, hence, for such controllers, some criticisms can be
raised. Different methods for measuring device temperature have been presented [31]. The proposed
closed-loop GD presented in this paper is independent of the temperature of the IGBT. It covers all
consequences of temperature variation without installing an additional circuit.
1.2. Load Variation
Missing compensation of the load variation is the main drawback of passive and feedforward
controllers [3]. Thereby, the closed-loop concept with negative feedback is promoted to achieve more
precise control. The variation in the load affects dvCE/dt and diC/dt. Especially in hard switching
condition when IGBT operates under inductive loads, preserving the dvCE/dt and diC/dt in proportional
slope rates is a serious issue for EMI standards [32]. Moreover, the load and its demanded current have
an effect on the Miller plateau area in the IGBT during turn on/off transients [33]. This factor, as in the
previous section, may change the behavior of the IGBT in the gate side, and all previous concerns are
valid for this case as well. Significantly, in turn-on condition, the load variation affects diC/dt so that it
also has an effect on the inducted “vEe” voltage that exists between the emitter and the common path
of the converter. This voltage, which has been created by stray inductance, is used in the proposed
controller. Using this technique, the GD has been benefited by an undesirable phenomenon. More
details are explained in the corresponding section. Briefly, the IGBT can be controlled permanently in
all load conditions.
1.3. IGBT’s Nonlinearity
Typically, the closed-loop AGC is the only possible solution to compensate for the IGBT’s
nonlinearities in variable operating conditions. Many sophisticated analog closed-loop GDs have
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been presented [9,17,34–36]. Due to the different transient behavior of IGBTs at each switching on/off
condition [37–39], individual control loops for each switching state (for diC/dt control at turn-on [18],
or dvCE/dt at turn-off [40]) are needed. In addition, for full GDs a combination of both voltage
and current feedback in the AGC topology have been presented [3,8,24]. Recently, several digital
approaches have been presented in IGBT GDs [19–21], [33,41]. The use of these techniques has benefits
for minimization of switching losses, reverse-recovery current, and EMI at desired switching operation.
However, the large delay times during conversion of analog to digital (A/D), and vice versa (D/A),
in the signal paths and the higher cost are the main drawbacks of digital solutions. In contrast, this
paper proposes a simple analog GD that controls both voltage and current transitions in a closed loop.
Various methods for diC/dt controlling based on the measurement of the collector current have
been presented herein, and many different techniques for controlling dvCE/dt through the measurement
of the collector-emitter voltage have also been proposed. However, the proposed GDs have been
mainly complicated and expensive solutions or, in other cases, they sacrifice additional switching losses.
In this study, a simple structure closed-loop GD with voltage type feedback operates independently of
variable parameters while maintaining a precise balance between switching losses and EMI effects.
The concept, principles, and structure of the proposed control method are explained in Section 2.
The controller setting and performance of the new closed-loop GD is evaluated using experimental
results, which are presented in Section 3. Section 4 presents a performance index of the new GD
through comparisons with conventional gate drive methods. EMI analysis and cost are also evaluated
here. The paper closes with a discussion of the presented controller and conclusion.
2. Proposed Active Gate Control Method
The proposed GD controls the IGBT’s diC/dt and dvCE/dt at turn-on and turn-off, respectively.
The rise in collector current during turn-on switching creates a vEe voltage at the IGBT emitter, which
is used in the controller as feedback. The output voltage (VCE) as turn-off feedback is applied to the
closed-loop controller as well. The principles of the new GD are based on the active gate voltage control
method. Thus, an intermediate gate-voltage (vgg) is applied at specific intervals, which covers current
(iC) rise time at turn-on and voltage (VCE) rise time at turn-off. The level of the applied intermediate
voltage varies due to the load variation in order to maintain the desired rates for current and voltage
transitions. The concept and operation principle of the new closed-loop GD is explained below.
2.1. Philosophy of the Method
The IGBT meets several intervals during its turn on/off under hard switching conditions. Figure 1
shows these intervals schematically. All the details regarding the switching process of the IGBT are
fairly well documented in [39]. Here, we have mainly focused on the corresponding intervals to figure
out the effective parameters and control the diC/dt and dvCE/dt rates.
At t0, a voltage step (from −VEE to +VCC) is applied to the gate port. At this moment, the gate
current (iG) immediately rises to its maximum value and then starts to decay. In the meantime, the gate
voltage vGe rises in accordance with the time constant (τG) of the charging process cf. Equations (1) and
(2). The IGBT is still off as long as the vGe remains lower than the threshold voltage vGe;th. This process
happens in the first interval, which covers the time between t0 to t1 cf. Figure 1a. This interval is a
so-called gate charge delay and it has a minimal effect on diC/dt rate; however, the gate charge has
remained valid and the potential energy is stored for the next interval.
Cies = CGe+ CGC (1)
τG = Rg · Cies (2)
As soon as vGe(t) passes the vGe,th value, the GD circuit changes the profile of the vgg voltage signal
and delivers a lower voltage value to the gate-emitter (see Figure 1a). In this moment, the IGBT begins
to conduct current based on its transfer and output characteristics. Then, the collector current increases
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almost linearly from zero, and the load current initiates commutation from the freewheeling diode
to the IGBT [39]. The extra gate charge that had been stored in the previous interval can potentially
generate the overshoot problem in iC [42,43]. According to equations below, which have been proved
in [17,23], the diC/dt rates can be calculated as a function of the gate circuit parameter. The gate current
iG (t) during the second interval can be represented as
iG(t) =
∆vgg
Rg
· e−(t−t1)/τG (3)
That ∆vgg is the difference value of the maximum (VCC) and minimum (VEE) gate drive voltage,
and Rg is the gate resistor.
∆vgg = VCC −VEE (4)
The iC and diC/dt equations in turn-on can be approximately explained as
iC(t) = gm · (vGe(t) − vGe,th) (5)
where gm is the IGBT’s linearized transconductance.
gm =
diC
dvGe
(6)
diC
dt
= gm · dvGedt = gm ·
iG
Cies
(7)
Ios ≈ 2.86× 10−6BVBD
√
IF
diC
dt
(8)
CGC is Miller capacitance; IF is the diode forward current; BVBD is the diode breakdown voltage
and LS is the stray inductance.
The collector current iC rises rapidly when vGe(t) exceeds vGe,th value, cf. Equation (5). Whereas,
in high voltage applications (in high vCE values), CGe is too small; therefore, according to Equation (7),
the only possible way to obtain the desired diC/dt rate is to have constant product in gm·iG. Hence,
the transconductance gm or gate current value during the current rise time should be controlled.
Furthermore, the overshoot in collector current IOS may appear because of the reverse recovery current
that is cycling by the freewheeling diode (FWD), cf. Equation (8).
The gate-emitter capacitance depends on the physical structure of the IGBT, so diC/dt control
at turn-on condition can be possible by changing the vGe or gate current iG values. In Figure 1a,
the gray background demonstrates the controller operation time to apply the intermediate vgg voltage
value. Based on this technique, the injected iG will be controlled by changing the vgg voltage profile,
cf. Equation (3), in order to control diC/dt, cf. Equation (7), and remove the current overshoot, cf.
Equation (8).
Figure 1b shows schematic waveforms of the IGBT at turn-off. At t6, the vgg voltage pulse is
switched to its negative value. With a few exceptions, it can be assumed that voltage and current in the
gate side have inverse behavior compared to turn-on condition. Upon applying VEE, the vGe(t) starts
to decay, and at the same time, vCE gradually increases. The slow rising in vCE is because of the large
Miller capacitance CGC value. In this process, as soon as both vCE and vGe arrive at the same value,
CGC suddenly falls down in value and the vCE starts to rise fast [39]. The dvCE/dt can be calculated as
dvCE
dt
= − iG
CGC
(9)
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Figure 2. (a) The test circuit and the proposed controller in the gate driver (GD). (b) General scheme of
the controller.
In real condition, an inductance exists between emitter and earth. This inductive factor (LEe) is
a part of stray inductance (LS), and its value mainly depends on the designed printed circuit board
(PCB) layout [44]. During turn-on condition, diC/dt gets a value and LEe generates a voltage (vEe), cf.
Equation (10). Based on Lenz’s law, the induced voltage has inverse polarity. The positive part of vEe,
which had been created by the current decaying (see Figure 3), is filtered by a diode (see Figure 2b).
The created vEe voltage has diC/dt factor in itself inherently and that can be used as feedback in the
active gate voltage controller instead of getting feedback from the output current. This technique
has obvious advantages. For instance, it is simpler because the use of a current sensor would make
the circuit more complicated. In conventional closed-loop diC/dt controllers [3,17], in order to sense
error, the measured iC must be derived in feedback. However, in addition to the use of extra operation
(typically by Op-Amp), the transfer function gets an extra dimension, which increases the sensibility of
the controller from the stability aspect. Therefore, it can be said that the proposed active gate voltage
control method with a simpler structure is more robust as well.
vEe = −LEe · diCdt (10)
To achieve the desired diC/dt and proper transient, the obtained vEe voltage is adjusted by a Ki
coefficient and it is used to reduce the original vgg voltage signal. Thereby, in turn-on condition,
the GD feeds the IGBT with proper intermediate voltage. Thus, a controlled current driven by this
intermediate voltage at the specific interval (between t1 to t2) will be injected into the gate port.
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Moreover, the proposed closed-loop GD makes it possible to control dvCE/dt at the turn-off
switching. To maintain voltage transition under control, the positive part of dvCE/dt with a proportional
coefficient (Kv) is summed with vgg. The configuration of the proposed closed-loop gate driver as
a block diagram is shown in Figure 2b. The voltage type feedback, after summing vgg, modifies its
profile. Thereby, diC/dt and dvCE/dt, during corresponding switching conditions, are controlled by this
method of active gate voltage driving.
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3. The Closed-Loop GD Tuning and Experimental Results
The experimental tests were performed in almost nominal voltage, and a high inductive load
created hard switching conditions for the IGBT. The voltage of the dc-bus is 550 V, and the IGBT
operates at 5KVA. Two DC power supplies (XFR 300V-9A, Xantrex Technology Inc., Burnaby, Canada)
as a series connection provide the power for the test bench.
For each switching state, only one adjustment parameter is necessary, which should be located
in the corresponding feedback paths. Through a proper Ki coefficient, a suitable voltage value will
be applied to the gate. Therefore, in order to control the diC/dt at turn-on, the determination of Ki
coefficient is necessary, from which a reduction on gate voltage is provoked. As a desirable purpose,
a significant reduction in current overshoot and EMI problem will result.
The mathematics logic for diC/dt and dvCE/dt controlling and overshoot suppression by
modification of ∆vgg is based on Section 2.1. However, the practical tuning based on the experimental
behavior of the IGBT is explained here.
At turn-on condition, in order to allow the IGBT to remain in on-state, the minimum value
of intermediate vgg should be higher than the threshold value (vGe,th), whose maximum value is
6.5 V for this device. Therefore, the minimum intermediate voltage (by Ki1) selected is not lower
than 6.8 V. Although the IGBT stayed in the active region while applying intermediate voltage, only
switching-off condition (see [39]) is able to challenge its operation; however, due to the stability
and SOA considerations, the minimum Ki coefficient was selected with high margin. The reflected
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experimental results in Figure 4 and Table 1 show how diC/dt and the overshoot in collector current are
both influenced by Ki. The desired Ki can be realized with a simple voltage divider.Electronics 2019, 8, x FOR PEER REVIEW 8 of 18 
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Table 1. Collector current trajectory controlled by closed-loop GD with different Ki coefficients.
Ki Coefficient Intermediate Gate-Voltage Levels diC/dt (pu.) Over Current (pu.)
Ki1 6.8 0.54 0.77
Ki2 7.6 0.58 0.8
Ki3 8.4 0.65 0.85
Ki4 9 0.69 0.9
Original GD - 1 1
c trol of dvCE/dt and oversho t sup ression at the turn-off switching can be achieved by the
feasible soluti n shown in Figure 2b. The voltage transition will be under control whe the controller
operates with a proper Kv coefficient. Figure 5 and Table 2 present the role of c oosing Kv at turn-off
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on the IGBT switching. It should be noted that there is a minimum limit for the differential voltage
value (∆Vgg), which has been defined by the application note. Based on this rule, in order to apply
minimum ∆Vgg to the IGBT (during turn-off condition) and considering a safe margin, Kv1 is set on
3.5 V, which presents the slowest possible turn-off switching.Electronics 2019, 8, x FOR PEER REVIEW 9 of 18 
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Table 2. VCE trajectory controlled by closed-loop GD with different KV coefficients.
Kv Coefficient Intermediate Gate-Voltage Levels dvCE/dt (pu.) V-Overshoot (pu.)
Kv1 3.5 0.64 0.886
Kv2 1.5 0.72 0.911
Kv3 -1 0.79 0.93
Kv4 -4 0.93 0.95
Original GD - 1 1
The proposed gate driver deals with the changing voltage value of the gate signal (vgg) during
switching time. As we know, the IGBT in active region loses its function if the vGe (t) value is less
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than its threshold value. This concern has been considered by defining a safe margin area in turn-on
and turn-off conditions. All the generated intermediate voltages using the GD in both switching
conditions do not affect the operation of the IGBT regarding stability. It should be noted that the
previous studies [11] and [45] approve the SOA of the active gate voltage driver technique on the IGBT
when it operates with an intermediate voltage of vgg. However, the mentioned references were limited
to manual adjusting and the feedforward control method, which are not adaptive with variable load
conditions. For this reason, in this study the stability analysis was ignored.
This part does not present an optimization method for the tuning of the controller, because the
new GD has a better performance index compared to CGDs in any gain value. In fact, the Tables
express the trajectory of the controlling process that affects the slope current/voltage and overshoot,
which consequently has an effect on efficiency and EMI. Based on this information, the user may select
the level of control on the turn-on or turn-off switching. This advantage of active gate voltage control
compared to conventional methods has been already approved in [11] and [45]. The new section
details the performance index of the closed-loop GD.
With relation to the effect of temperature, in the Introduction we declared that the proposed
closed-loop GD is independent of the IGBT’s temperature. It covers all consequences of temperature
variation without installing an additional circuit. The consequence of gate side changes (e.g.,
temperature) can be seen on switching behaviour. This is the essence of the story and the controller
may adapt itself through getting feedback from di/dt and dv/dt and applying it on the profile of the
gate voltage.
Temperature influences on the switching time or/and it varies the threshold gate-emitter voltage
(vGe,th) value. In the case of switching time, the controller is adaptive and it operates throughout the
required switching time. However, the change in threshold voltage value is important from a SOA
viewpoint and should be considered in the adjustment of the margin value of the intermediate voltages.
Several studies evaluate the variations of the threshold voltages in IGBTs [28,29]. In [29], the effect
of temperature on the threshold vGe value was evaluated using different device manufacturers. The
results showed that the threshold voltage in different IGBTs was reduced up to 1 V by increasing the
temperature from 25 ◦C to 120 ◦C. It is a key point that the increase of temperature has a negative
effect on the vGe(th) value. In fact, this change even enhances the level of the SOA when the controller
reduces the gate voltage value in its operation time (see Figure 3).
4. The Performance Index of Closed-Loop GD
4.1. The Comparison with CGD
In order to evaluate the performance of the proposed GD, the obtained results using the new
GD and CGD are compared together experimentally. The meaning of the CGD is the increase of gate
resistor Rg value to achieve the desired transient behavior, which is a known technique [3,10,11,20,24].
In this evaluation, both control methods are compared when they have the same rate of overshoot
suppression (i.e., a very similar electrical behavior, as shown in Figures 6 and 7). This suppression is
for current overshoot at turn-on and also for voltage overshoot at turn-off. To better understand this
phenomenon, the resultant diC/dt and dvCE/dt from the new GD and CGD are compared, including
the switching losses (Eon and Eoff). Figure 6 shows the current waveforms at turn-on which resulted
from the new GD and CGD. At the same time, the waveforms of collector-emitter voltage are shown in
Figure 7. In addition, Table 3 presents all aspects of this comparison.
The Ki1 coefficient regulates the suppression rate of the collector current. The gate resistance is
increased up to 23 ohms. It should be noted that the amplitude of Rg in the original GD and in the
new GD was 12 ohms, which has been calculated using the IGBT’s application note.
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Table 3. The performance index.
Gate Drivers Overshoot Value in IC (A) Overshoot Value in VCE (V) Eon (µJ) Eoff (µJ)
Original GD 8 790 397 716
New GD 6.1 700 465 931
CGD 6.1 700 512 986
To realize the turn-on switching loss (Eon), vCE (t), and iC (t) waveforms should be multiplied
together during the active region of the IGBT. The area of the product can be calculated using the
equation below.
Eon =
∫ t5
t0
vCE(t) × iC(t) dt (11)
Where the elapsed time during t0 < t < t5 cf. Figure 1a is the turn-on switching time, then Eon is
the turn-on lost energy (in joule) at each switching time.
For comparison at turn-off, the closed-loop GD operates with Kv1 coefficient, while the CGD
has increased the gate resistance up to 50 ohms in order to achieve the same damping rate on voltage
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overshoot. The performance of both gate drivers is presented as comparative figures, which illustrate
collector-emitter voltage and collector current waveforms at turn-off.
The switching loss at turn-off (Eoff) can be obtained using Equation (11) as well, but the considered
domain in the calculation is t6 < t < t11, which includes turn-off switching time cf. Figure 1b. Figures 8
and 9 offer a graphic comparison, and the numerical results are presented in Table 3.Electronics 2019, 8, x FOR PEER REVIEW 12 of 18 
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It is distinguishable that the new closed-loop gate driver has improved the trade-off between
switching losses and overshoot suppression.
4.2. Electromagnetic Interference Analysis
The proposed closed-loop GD has the capability of improving the dynamical behaviour of the
IGBT. The high rate of current and voltage transitions (diC/dt and dvCE/dt respectively) are known
reasons of EMI g neration in power converters. In addition to the ability of the new GD to reduce the
overshoots in output current and voltage with minimum losses penalty, it moderates the oscillation
and other effective p rameters, which have an im act on EMI appearance.
The following evaluation does not i clude all the aspects of EMI phenomena; however, the
deference rate of EMI through driving with Rg and the new GD can be monitored. The analysis carried
out is based on the trajectory of the current and voltage waveforms, which had been experimentally
Electronics 2019, 8, 144 13 of 18
extracted using an oscilloscope Tektronix MDO3024 (Johnston, OH, USA). The obtained data are
applied to the Fast Fourier Transform (FFT) in MATLAB software (version 2015b, MathWorks, Natick,
MA, USA) for processing. The effective parameters in EMI production can be characterized using FFT
analysis as a periodic trapezoidal pulse. It should be considered that the measured output current and
voltage are in common mode (CM) conditions. Figure 10 shows the spectrum for both collector current
and collector-emitter voltage. The results show that the closed-loop GD can eliminate the noise in VCE
voltage with a resonant frequency of 8 MHz and in IC current with a resonant frequency of 11 MHz.
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The simple structure of the proposed closed-loop GD has already been presented. In this part,
the cost study is evaluated. As a reference price, the total cost of the driver plus snubber circuit is
considered 1 per unit (pu), which is calculated based on the components price. Accordingly, the price
of an implemented totem-pole interface unit cf. Figure A2 consisting of a pair of bipolar NPN and
PNP transistors and corresponding resistors is 0.13 per unit. A pair of dual high-speed operational
amplifiers and a quad general-purpose Op-Amp is 1 pu. The rest of the components, including
diodes, two potentiometers, and some other resistors, represents 0.12 pu of the base cost. The cost of
closed-loop GDs may be increased mainly by the high-speed comparators and MOSFETs, whereas in
the proposed GD, the use of these components is not needed. As a result, in addition to its effective
performance, the new closed-loop GD does not impose a significant extra cost.
In Table 4, the approximated costs of the main characteristics of the proposed closed-loop are
compared to the corresponding parameters of a CGD plus snubber network.
Table 4. Cost and characteristic comparison.
Drivers Cost (pu) Efficiency EMI Reduction Overshoot Reduction
GD+Snubber 1 Medium High High
Proposed AGD 1.25 High High High
5. Conclusions
This paper proposed a robust closed-loop gate driver for IGBTs. It has been shown that the
new GD is able to improve switching transient under hard switching condition with a minimum
penalization in switching loss. The following results were obtained from the experimental evaluations:
• The proposed GD has the capability to control diC/dt and dvCE/dt in turn-on and turn-off
respectively. Controlling the GD is possible with very simple tuning in both switching states.
• The closed-loop GD has eliminated the overshoot from collector current by more than 20%.
Furthermore, the VCE overshoot has been reduced by more than 10%. Therefore, the IGBT lifetime
will be extended.
• The performance index showed that the closed-loop GD has lower switching losses compared to
CGD in both turn-on and turn-off conditions.
• This novel closed-loop controller keeps its performance versus Tj and load variations without
applying an extra circuit in its topology.
• Based on spectrum analysis of the current and voltage transition obtained from experimental
tests, the radiated emission of EMI is reduced during switching transient.
• The proposed gate driver is simple enough to allow its use in real industrial applications.
In addition, based on the evaluation carried out it is a fairly cost-effective solution.
According to the philosophy of the proposed closed-loop GD, IGBTs can be controlled
permanently in all variable conditions, allowing a novel and real solution for industrial applications.
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Appendix A
The test circuit cf. Figure 2a, consists of the features and components below. The tested IGBT
is NGTG50N60FLWG (ON Semiconductor, Phoenix, AZ, USA), clamped to 550 V DC bus-voltage.
The applied inductive load is composed of RLoad = 59 Ω, L = 780 µH. The switching frequency is
20 kHz.
Figure A1 illustrates the schematic of the controller. In this circuit, the operations and integrations
are done by general-purpose LT1364/LT1365 Op-amps (Linear Technology Corporation, Milpitas,
CA, USA). Furthermore, both Ki and Kv coefficients are created by simple voltage divider circuits.
The model of implemented diodes is 1N4148-TR.Electronics 2019, 8, x FOR PEER REVIEW 15 of 18 
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